K 10
svn:author
V 3
mbr
K 8
svn:date
V 27
2003-02-05T22:03:58.000000Z
K 7
svn:log
V 290
MFC:

When reading PHY regs over the i2c bus, the turnaround ACK bit
is read one clock edge too late. This bit is driven low by
slave (as any other input data bits from slave) when the clock
is LOW. The current code did read the bit after the clock was
driven high again.

Reviewed by:	phk

END