K 10
svn:author
V 6
grehan
K 8
svn:date
V 27
2004-02-04T12:56:15.000000Z
K 7
svn:log
V 158
Move temporary register save area from exception-vector memory to
per-CPU memory. This allows for interrupt handling on multiple CPUs.

Obtained from: NetBSD

END