K 10
svn:author
V 8
takawata
K 8
svn:date
V 27
2008-11-25T13:35:06.639480Z
K 7
svn:log
V 125
Core i7 supports invaliant TSC and the presense is presented on
this CPUID information, according to recently updated AP485.

END