K 10
svn:author
V 7
yongari
K 8
svn:date
V 27
2009-12-22T19:00:18.861920Z
K 7
svn:log
V 75
Add minimal dealy while ste(4) is waiting for the end of active DMA
cycle.

END