K 10 svn:author V 7 yongari K 8 svn:date V 27 2010-02-20T22:24:24.815041Z K 7 svn:log V 169 Correct inversed programming of ethernet hardware address on big-endian architecture. Submitted by: C. Jayachandran (initial version) END