K 10
svn:author
V 6
andrew
K 8
svn:date
V 27
2017-10-02T14:22:35.143050Z
K 7
svn:log
V 127
Add a memory barrier to ensure the atomic write is visible to the other
CPUs before waking them up.

Sponsored by:	DARPA, AFRL

END