DELTA 328750 0 114 SVNR&)$6$#define CTS_NVME_VALID_LINK 0x04 uint32_t spec; /* NVMe spec implemented -- same as vs register */ uint32_t max_xfer; /* Max transfer size (0 -> unlimited */ uint32_t caps; uint8_t lanes; /* Number of PCIe lanes */ uint8_t speed; /* PCIe generation for each lane */ uint8_t max_lanes; /* Number of PCIe lanes */ uint8_t max_speed; /* PCIe generation for each lane */ u_int pad; /* Padding to keep ABI */ENDREP DELTA 335142 0 107 SVN+R"R!6&*tq,%4x^Smo0 PxZm" ꐪ2ƀ$l1u;;Wl]8:?2*$ y6*c\(E\A{&t,&\OЄWpy]/wyڝO6DL7|$e̊E/3 `u]o-,VD637ߡhv"p! ՒA Qi:  `HU1(Je,9$Y