K 10
svn:author
V 4
yuri
K 8
svn:date
V 27
2019-10-23T15:08:43.765622Z
K 7
svn:log
V 47
New port: cad/nvc: VHDL compiler and simulator

END